A 90nm CMOS cryptographic core with improved fault-tolerance in presence of massive defect density
نویسندگان
چکیده
This paper presents the development methodology, circuit realization and measurement of a cryptographic core intended to operate reliably in the presence of massive defect density. A circuit-level voter based on averaging and thresholding has been implemented, and is measured to offer superior reliability in comparison with standard techniques.
منابع مشابه
A Fault Tolerant Voter Circuit for Triple Modular Redundant System
Defect rate in Nanoelectronics is much higher than conventional CMOS circuits. Hardware redundancy can be a suitable solution for fault tolerance in nano level. A voter circuit is a part of a redundancy based fault tolerant system that enables a system to continue operating properly in the event of one or more faults within its components. Robustness of the voter circuit defines the reliability...
متن کاملAn Efficient Fault Tolerance System Design for Cmos/Nanodevice Digital Memories
Targeting on the future fault-prone hybrid CMOS/Nanodevice digital memories, this paper present two faulttolerance design approaches the integrally address the tolerance for defect and transient faults. These two approaches share several key features, including the use of a group of Bose-ChaudhuriHocquenghem (BCH) codes for both defect tolerance and transient fault tolerance, and integration of...
متن کاملNovel Defect Terminolgy Beside Evaluation And Design Fault Tolerant Logic Gates In Quantum-Dot Cellular Automata
Quantum dot Cellular Automata (QCA) is one of the important nano-level technologies for implementation of both combinational and sequential systems. QCA have the potential to achieve low power dissipation and operate high speed at THZ frequencies. However large probability of occurrence fabrication defects in QCA, is a fundamental challenge to use this emerging technology. Because of these vari...
متن کاملReliability and Fault Tolerance of Ultra Low Voltage High Speed Differential CMOS
The reliability and fault tolerance of the differential ultra low voltage gate is elaborated in this paper. The gates optimal yield and defect tolerance compared to ULV gate and standard CMOS is given. The results are obtained through Monte-Carlo simulations.
متن کاملTwo Fault Tolerance Design Approaches for Hybrid CMOS/Nanodevice Digital Memories
Targeting on the future fault-prone hybrid CMOS/nanodevice digital memories, this paper presents two fault tolerance design approaches that integrally address the tolerance for defects and transient faults. The first approach is straightforward and easy to implement but suffers from a rapid drop of achievable storage capacity as defect densities and/or transient fault rates increase, while the ...
متن کامل